(China (Mainland))
Product Summary
The XC2VP50-FF1152 is a Platform Flash In-System Programmable Configuration PROM. Available in 1 to 32 Megabit (Mbit) densities, it provides an easy-to-use, cost-effective, and reprogrammable method for storing large Xilinx FPGA configuration bitstreams. The XC2VP50-FF1152 includes both the 3.3V XCFxxS PROM and the 1.8V XCFxxP PROM.
Parametrics
XC2VP50-FF1152 absolute maximum ratings: (1)VCCINT Internal supply voltage relative to GND: –0.5 to +4.0 V; (2)VCCO I/O supply voltage relative to GND: –0.5 to +4.0 V; (3)VCCJ JTAG I/O supply voltage relative to GND –0.5 to +4.0 V; (4)VIN Input voltage with respect to GND VCCO < 2.5V: –0.5 to +3.6 V; VCCO ≥ 2.5V: –0.5 to +5.5 V; (5)VTS Voltage applied to High-Z output VCCO < 2.5V: –0.5 to +3.6 V; VCCO ≥ 2.5V: –0.5 to +5.5 V; (6)TSTG Storage temperature (ambient): –65 to +150 ℃; (7)TJ Junction temperature: +125 ℃.
Features
XC2VP50-FF1152 features: (1)In-System Programmable PROMs for Configuration of Xilinx FPGAs; (2)Low-Power Advanced CMOS NOR FLASH Process; (3)Endurance of 20,000 Program/Erase Cycles; (4)Operation over Full Industrial Temperature Range(-40℃ to +85℃); (5)IEEE Standard 1149.1/1532 Boundary-Scan (JTAG) Support for Programming, Prototyping, and Testing; (6)JTAG Command Initiation of Standard FPGA Configuration; (7)Cascadable for Storing Longer or Multiple Bitstreams; (8)Dedicated Boundary-Scan (JTAG) I/O Power Supply(VCCJ); (9)I/O Pins Compatible with Voltage Levels Ranging From 1.5V to 3.3V; (10)Design Support Using the Xilinx Alliance ISE and Foundation ISE Series Software Packages.
Diagrams
 |
 XC2V1000 |
Other |
|
Data Sheet |
Negotiable |
|
||||||
|
XC2V1000-4BG575I |
|
IC FPGA VIRTEX-II 575PBGA |
Data Sheet |
|
|
||||||
 |
XC2V1000-4BGG575C |
|
IC VIRTEX-II FPGA 1M 575-MBGA |
Data Sheet |
|
|
||||||
|
XC2V1000-4BGG575I |
|
IC FPGA VIRTEX-II 2M 575-MBGA |
Data Sheet |
|
|
||||||
|
XC2V1000-4FF896I |
|
IC FPGA VIRTEX-II 896FCBGA |
Data Sheet |
|
|
||||||
|
XC2V1000-4FFG896C |
|
IC VIRTEX-II FPGA 1M 896-FBGA |
Data Sheet |
|
|
||||||
